|   |
The one-stop-shop for all your CubeSat and nanosat systems... is an ISIS initiative
Info: Your browser does not accept cookies. To put products into your cart and purchase them you need to enable cookies.

Cube Computer
View Full-Size Image

Cube Computer

Price: € 4,500.00

Ask a question about this product


The CubeComputer is a general purpose onboard computer intended for use on nanosatellites. It was designed from the ground up to be fully compatible with the CubeSat standard as well as other CubeSat system from ISIS, Pumpkin, ClydeSpace and other ESL products. The OBC is built around an ARM Cortex-M3based MCU which delivers high performance at very low power. To protect the OBC against radiation effects such as SEUs and SELs, fault tolerant techniques have been implemented


  • Application: Onboard Computer suitable for nanosatellite C&DH, TT&C, mass storage and ADCS
  • PC/104 form factor, compatible with CubeSat standard
  • Monitoring:
    • Supply voltage monitoring
    • Current monitoring (reactive to lactchups)
    • On-board temperature sensor
    • 8 x 12-bit A/D (4 used for monitoring)
  • Communication:
    • 2 x I2C interface with multi-master capabilities
    • 2 x UART used for point to point communication and debugging
    • SPI interface with microSD card
  • Software:
    • Full compilation of drivers for OBC
    • Very robust bootloader with the ability to store and load multiple programs in-flight
    • Compatible with variety of commercial Real-Timer Operating Systems


  • Microcontroller:
    • High performance, low power 32-bit ARM Cortex-M3 based MCU
    • 4-48MHz @ 1.25 DMPIS/MHz
    • Integrated Real-Time-Clock
    • Internal + External Watchdog for added reliability
  • Memory & Storage
    • 256 KB of EEPROM
    • 4MB of Flash for Code Storage
    • 2 x 1 MB of external SRAM for Data Storage
      • SEU protection by means of an FPGA based flow-through EDAC
      • SEL protection by detecting and isolating latchup currents
  • MicroSD socket for storage up to 2GB
  • A test ADCS control loop iteration completes in 22 ms. The test ADCS control loop consists of generating SGP4 and IGRF (10th order) model values, running Kalman filters to estimate rates and a BDOT control algorithm to generate torque rod commands. Version 1.0 uses the older MCU model running up to 32MHz whereas the newer MCU model runs up to 48MHz.
  • Efficiency:
Test type
Current mA
Power mW
Fibonacci Algorithm
Stop Mode
Sleep Mode
26 130
MSD (peak/avg)

Product Properties

  • Mass: 50-70 g
  • Dimensions*: l x w x h: 96 x 90 x 10 mm
  • Operating temperature: -10°C - 70°C
  • I2C bus voltage: 3.3V / 5V
  • Operating voltage: 3.3V
  • Power consumption < 200 mW

* Depends on configuration options

Related Products

Available Documentation